



INVESTOR IN PEOPLE


The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation and Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein together with the Statement of inventorship and of right to grant of a Patent (Form 7/77), which was subsequently filed.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.




Signed

Stephen Hordley

Dated 17 February 2004

THIS PAGE BLANK (USPTO)



No Fee
7/77

Effective

Statement of inventorship and of right to grant of a patent

The Patent Office

Cardiff Road
Newport
South Wales
NP10 8QQ

1. Your reference P18227GB-JCC/jw
2. Patent application number
(if you know it) 0325147.7 28 OCT 2003
3. Full name of the or of each applicant MICRON TECHNOLOGY EUROPE LTD.
4. Title of the invention MOS LINER REGION IMPEDANCE CURVATURE CORRECTION
5. State how the applicant(s) derived the right from the inventor(s) to be granted a patent As employers of the Inventor
6. How many, if any, additional Patents Forms 7/77 are attached to this form?
(see note (c))
7. I/We believe that the person(s) named over the page (and on any extra copies of this form) is/are the inventor(s) of the invention which the above patent application relates to.
- Signature
Forrester Ketley & Co.
Forrester Ketley & Co.

Date
27 October, 2003
8. Name and daytime telephone number of person to contact in the United Kingdom James C. CARSTAIRS
(020) 8889 6622

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there are more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77 and attach it to this form.
- d) When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- e) Once you have filled in the form you must remember to sign and date it.

Enter the full names, addresses and postcodes of the inventors in the boxes and underline the surnames

Timothy J. BALES
Mail Stop 832
Micron Technology Europe Limited
Century Court, Millennium Way
Bracknell, Berkshire
RG12 2XJ


Patents ADP number (if you know it): 8742579001

Patents ADP number (if you know it):

Reminder

Have you signed the form?

Patents ADP number (if you know it):



1/77
29OCT03 EP97912-1 000389
P01/7700 0.00-0325147.7

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office

Cardiff Road
Newport
South Wales
NP10 8QQ

1. Your reference

P18227GB-JCC/jw

2. Patent application number

(The Patent Office will fill this part in)

0325147.7

28 OCT 2003

3. Full name, address and postcode of the or of each applicant (underline all surnames)

Micron Technology Europe Ltd.
Century Court, Millennium Way,
Bracknell, Berkshire
RG12 2XJ

Patents ADP number (if you know it)

8708109002

If the applicant is a corporate body, give the country/state of its incorporation

GB

4. Title of the invention

MOS LINER REGION IMPEDANCE CURVATURE CORRECTION

5. Name of your agent (if you have one)

Forrester Ketley & Co.

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Forrester House
52 Bounds Green Road
London
N11 2EY

Patents ADP number (if you know it)

133001 /

6. Priority: Complete this section if you are declaring priority from one or more earlier patent applications, filed in the last 12 months.

Country

Priority application number
(if you know it)

Date of filing
(day / month / year)

7. Divisionals, etc: Complete this section only if this application is a divisional application or resulted from an entitlement dispute (see note f)

Number of earlier UK application

Date of filing
(day / month / year)

8. Is a Patents Form 7/77 (Statement of inventorship and of right to grant of a patent) required in support of this request?

Answer YES if:

- a) any applicant named in part 3 is not an inventor, or
- b) there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body.

YES

Otherwise answer NO (See note d)

Patents Form 1/77

9. Accompanying documents: A patent application must include a description of the invention. Not counting duplicates, please enter the number of pages of each item accompanying this form:

Continuation sheets of this form -

Description	37	✓
Claim(s)	12	✓
Abstract	1	✓
Drawing(s)	19-19	✓

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77) 1 ✓

Request for a preliminary examination and search (Patents Form 9/77) 1 ✓

Request for a substantive examination (Patents Form 10/77)

Any other documents (please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature(s) *Forrester Ketley & Co.*
Forrester Ketley & Co.

Date 27 October, 2003

12. Name, daytime telephone number and e-mail address, if any, of person to contact in the United Kingdom

James C. Carstairs
(020) 8889 6622

fk london@forresters.co.uk

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered YES in part 8, a Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- Part 7 should only be completed when a divisional application is being made under section 15(4), or when an application is being made under section 8(3), 12(6) or 37(4) following an entitlement dispute. By completing part 7 you are requesting that this application takes the same filing date as an earlier UK application. If you want the new application to have the same priority date(s) as the earlier UK application, you should also complete part 6 with the priority details.

MOS LINER REGION IMPEDANCE CURVATURE CORRECTION

BACKGROUND

Field of the Disclosure

5 The present disclosure broadly relates to pad impedance in MOS (Metal Oxide Semiconductor) driver circuits and, more particularly, to an apparatus and method to correct MOS linear region impedance curvature.

Brief Description of Related Art

10 The high speed I/O standards governing data transfers between two high speed electronic devices require a tight control of output impedance of a device driver or buffer circuit in such devices. In modern I/O standards, the output impedance is required to be controlled to a nominal value +/- some percentage error or variation. For example, Fig. 1 illustrates an exemplary pad impedance specification 10 under USB2.0 (Universal Serial Bus version 2.0) for a low
15 impedance driver circuit. An example of a low impedance drive unit is a USB1.1 (Universal Serial Bus version 1.1) buffer circuit within a USB2.0 PHY (Physical Layer) device. The specifications mandated in the chart in Fig. 1 may apply to such USB1.1 buffer circuits. In USB2.0, the output impedance of a driver circuit or buffer unit must be controlled within 45 Ohms +/- 10% of tolerance. Therefore, the allowable range of output impedance becomes from
20 40.5 Ohms to 49.5 Ohms. This allowable range is shown by the shaded portion in Fig. 1. It is observed from Fig. 1 that such impedance control applies over a certain voltage range on a drive circuit output pad (i.e., the voltage range of V_{pad} shown in Fig. 2 and discussed later hereinbelow.) In case of USB2.0, this voltage range is from 0V to 1.1V. Beyond $V_{pad}=1.1V$, the pad impedance (R_{pad} in equation (1) given hereinbelow) is allowed to increase as seen from the
25 spread of the shaded region in Fig. 1.

 The discussion herein uses the terms "pad" or "integrated circuit pad" interchangeably to refer to an electrically conducting junction or outlet for a circuit that is fabricated using a semiconductor fabrication process (e.g., a CMOS fabrication process). The pad for the circuit
30 allows the circuit to be connected to another circuit on the same integrated circuit (IC) chip or to another circuit or device external to the chip containing the circuit with the terminating pad.

Fig. 2 illustrates a general approach to pad impedance control in a MOS driver circuit 12. The MOS driver circuit 12 is fabricated as part of an integrated circuit (IC) and includes an n-channel MOS transistor M1 (14) having its gate terminal 16 connected to a bias voltage V_{gs} (denoted as a gate-to-source voltage source 17), its source terminal 18 held at a ground potential, and its drain terminal 20 connected to the integrated circuit's or chip's output pad (IC pad) 24 via a series resistor R_s 22—also referred to interchangeably herein as an internal precision resistor, an internal linearizing resistor or an internal termination resistor. The internal linearizing resistor 22 is typically integrally fabricated (i.e., on the same chip) with the MOS transistor 14. As discussed hereinbelow, an external precision resistor (not shown) may also be used instead of the internal one. The voltage present at the output pad (e.g., when another electronic device is connected to the IC containing the driver circuit 12) is denoted by the variable pad voltage source V_{pad} 26. In the circuit configuration of Fig. 2, the impedance present at the IC pad 24 may be given by the following equation:

$$R_{\text{pad}} = \frac{V_{\text{pad}}}{I_{\text{pad}}} = R_s + \frac{1}{\beta(V_{\text{gs}} - V_T - \frac{V_{\text{ds}}}{2})} \quad \dots(1)$$

$$\text{where } \beta = \left(\frac{\mu_o}{C_{\text{ox}}} \right) \left(\frac{W}{L} \right) \quad \dots(2)$$

It is noted here that equation (1) neglects the effects of channel length modulation, λ . In equation (1), R_s is the internal linearizing resistor 22, V_{gs} is the gate-to-source voltage 17, V_T is the appropriate threshold voltage (for NMOS or PMOS), V_{ds} is the drain-to-source voltage present in the transistor M1, and β is the transconductance of the MOS device 14 (in mA/Volt). As is known in the art, the value of β is as defined in equation (2), in which μ_o is the surface mobility of the channel (holes for p-channel or electrons for n-channel) given in (cm²/volt.second), C_{ox} is the MOS gate capacitance per unit area (in F/cm²), W is MOS device's effective channel width (cm), and L is MOS device's effective channel length (cm).

It is noted that different MOS fabrication technologies may have different values for μ_0 and C_{ox} . If μ_0 and C_{ox} are low, then the width-to-length ratio W/L (i.e., the size of the MOS device) needs to be made very large to compensate for the lower μ_0 and C_{ox} values, thereby maintaining the impedance control for R_{pad} in equation (1). It is further noted that the equations (1) and (2) apply to the MOS transistor M1 in its linear region (i.e., the region between cutoff and saturation) of operation. The linear region of operation of the MOS transistor 14 with an internal linearizing resistor 22 is shown in the two pad or "output" current (I_{pad}) versus pad or output voltage (V_{pad}) graphs (the transconductance graphs) 28, 30 in Fig. 2. In the linear region, the curvature of the I_{pad} - V_{pad} graph 28 is small with large value of V_{gs} 17, whereas the curvature of the I_{pad} - V_{pad} graph 30 is large with lower values of V_{gs} 17. This curvature is interchangeably referred to hereinbelow as "MOS linear region impedance curvature," or "MOS linear region curvature," "linear region curvature," or simply "impedance curvature." It is known that the slope of an I_{pad} - V_{pad} curve gives the reciprocal of R_{pad} . Thus, because of the MOS linear region curvature, the values of R_{pad} are not the same or controlled for graphs 28 and 30.

Although the series resistor R_s 22 forces the NMOS transistor M1 to be in its linear region, for this technique of impedance (R_{pad}) control to work, it is usually assumed that V_{gs} is at its maximum value (e.g., at supply voltage V_{dd} in an NMOS device) and that the PVT (Process Voltage Temperature) variation of R_s 22 is relatively small (at least with respect to the PVT impedance variation of transistor M1). The gate-to-source voltage V_{gs} 17 must normally be at its maximum possible value (for transistor M1 linear region operation) to minimize the impedance curvature of transistor M1 (as, for example, in the graph 28 in Fig. 2) because of the changing V_{ds} as the pad voltage V_{pad} 26 changes (due to, for example, fluctuations in the operating characteristics of another device or circuit stage connected to the MOS driver circuit 12 through the IC pad 24 or presence of a "return wave front" from such device operating as a signal receiving device).

The effect of PVT spread of the internal linearizing resistor R_s 22 may be illustrated in the case of a USB1.1 buffer within a USB2.0 PHY as follows. In a $0.11\ \mu\text{m}$ embedded CMOS fabrication technology, the value of R_s 22 will spread by as much as 45% from its nominal value over PVT. Thus, for example, if the nominal value (at 0°C) of $R_s = 28\ \text{Ohms}$, then it will actually

PT spread between about 22 Ohms and 35 Ohms. The problem is the lower 22 Ohm limit because it means that, for a 45 Ohm overall impedance requirement (as discussed hereinbefore with reference to Fig. 1), the linear region of MOS transistor M1 (14) has to make up greater than 50% of that total impedance (or 45 Ohms). Such a high impedance requirement from transistor M1 (14) during its linear region of operation may create an impedance curvature of as much as several Ohms over the 1.1V range of the USB2.0 specification (discussed hereinabove with reference to Fig. 1). If one chooses R_s 22 much higher than 28 Ohms, then the dimensions (W/L) of transistor M1 (14) would be unrealistically huge as can be seen from equations (1) and (2). An external precision resistor (not shown) of high value may be used (as discussed hereinbelow) to maintain the smaller size of M1, but there would still be some linear region curvature (in the I_{pad} - V_{pad} graph) and also a need for extra pads (for external precision resistor).

A problem with the current precision resistor approach is that many non-analog CMOS fabrication processes do not have precision resistors available. In such processes, it may not be possible to meet a tight impedance specification with the circuit of Fig. 2. In such processes, some additional form of PVT impedance trimming is usually necessary. At present, three basic solutions (or mixtures of them) exist to control pad impedance within a tight percentage spread.

In the first approach, an external series precision resistor R_s (not shown) is used with essentially no PVT variation. The external resistor is not fabricated along with the MOS transistor M1 (14), but rather externally attached to the IC pad 24 in series with transistor M1 when needed. In this configuration, the internal resistor 22 may be absent from the MOS driver circuit 12. If such an external resistor R_s is made large enough, then one can effectively compensate for large PVT variations in the impedance of transistor M1. Unfortunately, there are some disadvantages with this technique: (1) This technique requires external components and increases system cost and component count. (2) This technique may require more I/O pads (e.g., in case of using such technique for a USB1.1 buffer in a USB2.0 PHY device). (3) Even with an external precision resistor, it may not be possible to meet a tight low impedance specification (e.g., under USB2.0 as discussed above with reference to Fig. 1) because of the need to make transistor M1 inordinately large in size (as can be seen from equations (1) and (2) above).

In the second approach, a “digital” (or “discrete”) impedance trimming technique is used. In this technique, transistor M1 (14) may comprise of a number of NMOS “fingers,” the

“correct” number of fingers being activated for any given PVT corner. The advantage of this technique is that V_{gs} can be kept constant, normally at its maximum possible value (e.g., supply voltage V_{dd} (not shown)), to minimize the curvature in the linear region impedance of

transistor M1 (14). However, the disadvantages of this digital calibration technique are: (1)

When it is not possible to drive V_{gs} to a high value ($\gg V_{ds(max)}$) in the V_{pad} region of interest, then the linear region impedance curvature of transistor M1 (14) can still be very significant.

When one takes into account comparator offsets and reference voltage offsets (in the trimming circuit realization), then a tight impedance specification may not be realizable. (2) In this

technique, a whole replica pad driver is required for comparison with some reference precision resistor (or current derived from such a precision resistor). This is a waste of silicon area, for example, in a USB2.0 PHY device that needs just two impedance controlled IC pads. The

addition of an entire third pad for just impedance control may not be desirable. (3) It is not clear under this technique when one needs to update the impedance (i.e., change the number of NMOS “fingers”). Impedance updating may not be done safely during data transmission because it could cause major discontinuities in the rise/fall in voltage/current characteristics of the transmitting pad. This may cause the overall system to fail. Therefore, the impedance needs to be updated at a

time when there is no active data transmission (or data reception, if the pad is being used as a termination resistance as, for example, in the USB2.0 HS mode). However, there may be no clear “gap” in the transmission protocol and, hence, choosing such “update gap” may pose an additional problem for the system designer. Such “update gaps” may be defined in the data protocol; however, that is not the case for USB2.0. The USB2.0 system designer may have to spend time and resource to figure out such “safe gaps” during which impedance may be updated.

In the third approach, an “analog” impedance trimming technique is used. This technique essentially solves many of the problems associated with the digital trimming technique described above. The advantage of the analog trimming technique are: (1) A “fraction” or “scaled version” of the pad cell (i.e., a scaled replica pad driver) can be used for impedance trimming. This saves on silicon area. (2) The trimming process is continuous; thus, one does not need a clear “update”

gap in the transmission protocol as with the digital solution. However, the disadvantages of the classical analog solution are: (1) Similar to digital trimming, the analog approach trims the pad impedance for one value of V_{pad} only. This means that the linear region MOS impedance curvature is not trimmed out for a range of V_{pad} values. (2) The use of a properly-biased, scaled replica pad may require very tight control of voltage and current references because of the existence of MOS linear region impedance curvature. (3) The V_{gs} of transistor M1 (14) cannot be kept constant, at its maximum possible value, to minimize linear region impedance curvature. With a fixed size for transistor M1, V_{gs} 17 will be maximized for the slow process corner (slow process, maximum temperature, minimum supply voltage V_{dd} , largest internal linearizing resistor R_s value) and, thus, the impedance curvature is minimized for this worst case corner only. For the fast process corner (fast process, minimum temperature, maximum V_{dd} , smallest R_s value), however, the V_{gs} 17 will have to be much lower than maximum, resulting in the worst linear region impedance curvature (e.g., as shown in graph 30 in Fig. 2). If the PVT change in R_s 22 is large, then the classic analog solution fails to trim pad impedance to within a tight percentage tolerance.

Therefore, it is desirable to devise an analog solution (given its many advantages in terms of, for example, reduced complexity and conservation of silicon area) to trim out the MOS linear region impedance curvature while accommodating PVT spreads in values of internal or external precision resistors. It is further desirable to maintain a linear impedance for a range of V_{pad} values, while also maintaining the V_{gs} at its maximum possible value to obtain greater linearity.

SUMMARY

In one embodiment, the present disclosure contemplates a method of correcting impedance curvature in a MOS driver circuit. The method comprises using a first MOS transistor and second MOS transistor as part of the MOS driver circuit; and operating the first MOS transistor and the second MOS transistor so as to compensate for changes in output impedance of the first MOS transistor through corresponding changes in output impedance of the second MOS transistor.

In another embodiment, the present disclosure contemplates a method of correcting impedance curvature in a MOS driver circuit. The method comprises using a first MOS transistor and second MOS transistor as part of the MOS driver circuit; and operating the first MOS transistor and the second MOS transistor so as to increase output impedance of the second MOS transistor when output impedance of the first MOS transistor decreases, and vice versa.

In an alternative embodiment, the present disclosure contemplates a method of correcting impedance curvature in a MOS driver circuit. The method comprises using a first MOS transistor and second MOS transistor as part of the MOS driver circuit; using a signal adder circuit as part of the MOS driver circuit; maintaining a controlled voltage at a first input terminal of the first MOS transistor; using the signal adder circuit to provide a differential voltage at a second input terminal of the second MOS transistor; and operating the first MOS transistor and the second MOS transistor so as to compensate for changes in output impedance of the first MOS transistor through corresponding changes in output impedance of the second MOS transistor.

In a further embodiment, the present disclosure contemplates a method of correcting impedance curvature in a MOS driver circuit. The method comprises using a first MOS transistor and second MOS transistor as part of the MOS driver circuit; using a signal adder circuit as part of the MOS driver circuit; maintaining a controlled voltage at a first input terminal of the first MOS transistor; using the signal adder circuit to provide a differential voltage at a second input terminal of the second MOS transistor; and operating the first MOS transistor and the second MOS transistor so as to increase output impedance of the second MOS transistor when output impedance of the first MOS transistor decreases, and vice versa.

In another embodiment, the present disclosure contemplates a MOS driver circuit that comprises a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; and a second MOS transistor coupled to the first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein the second MOS transistor is configured to have an increased output impedance when output impedance of the first MOS transistor decreases, and vice versa.

In a still further embodiment, the present disclosure contemplates a MOS driver circuit that comprises a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; and a second MOS transistor coupled to the first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein the second MOS transistor is configured to compensate for changes in output impedance of the first MOS transistor through corresponding changes in output impedance of the second MOS transistor.

The present disclosure further contemplates a MOS driver circuit that comprises a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; and a second MOS transistor coupled to the first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein the second MOS transistor is configured to have an increased output impedance when output impedance of the first MOS transistor decreases, and vice versa; a signal adder circuit coupled to the first and the second MOS transistors, wherein an output of the signal adder circuit is coupled to the second input terminal to provide the differential voltage to the second MOS transistor, and wherein a first output terminal of the first MOS transistor is coupled to a first input of the signal adder circuit to provide a first input voltage thereto; a scaled replica of the MOS driver circuit having an output coupled to a second input of the signal adder circuit to provide a second input voltage thereto; and a linearizing resistor coupled in series with the first output terminal of the first MOS transistor and a second output terminal of the second MOS transistor.

The present disclosure still further contemplates a MOS driver circuit that comprises a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; a second MOS transistor coupled to the first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein the second MOS transistor is configured to compensate for changes in output impedance of the first MOS transistor through corresponding changes in output impedance of the second MOS transistor; a signal adder circuit coupled to the first and the second MOS transistors, wherein an output of the signal adder circuit is coupled to the second input terminal to provide the differential voltage to the second MOS transistor, and wherein a first output terminal of the first MOS transistor is coupled to a first input of the signal adder circuit to provide a first input voltage thereto; a scaled replica of the

MOS driver circuit having an output coupled to a second input of the signal adder circuit to provide a second input voltage thereto; and a linearizing resistor coupled in series with the first output terminal of the first MOS transistor and a second output terminal of the second MOS transistor.

5

In a further embodiment, the present disclosure contemplates a method of operating a MOS driver circuit. The method comprises using a first MOS transistor with a first terminal, a second terminal, and a third terminal; using a second MOS transistor with a fourth terminal, a fifth terminal, and a sixth terminal; providing a DC supply voltage to the first and the fourth
10 terminals; further providing a reference potential to the second and the fifth terminals; and further using an internal linearizing resistor and an external precision resistor in series with the third and the sixth terminals.

In a still further embodiment, the present disclosure contemplates a system that comprises
15 a processor; a memory controller; a memory device; a first bus interconnecting the processor and the memory controller; and a second bus interconnecting the memory controller and the memory device, wherein at least one of the processor, the memory controller, and the memory device includes a MOS driver circuit. The MOS driver circuit comprises a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof, and a second MOS
20 transistor coupled to the first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein the second MOS transistor is configured to compensate for changes in output impedance of the first MOS transistor through corresponding changes in output impedance of the second MOS transistor.

25 The present disclosure also contemplates a system that comprises a data processing unit; an input device connected to the data processing unit; an output device connected to the data processing unit; and a data storage device connected to the data processing unit. The data processing unit includes a processor, a memory controller, a memory device, a first bus interconnecting the processor and the memory controller, and a second bus interconnecting the
30 memory controller and the memory device. At least one of the processor, the memory controller, the memory device, the input device, the output device, and the data storage device includes a

MOS driver circuit, which comprises a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof, and a second MOS transistor coupled to the first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein the second MOS transistor is configured to have an increased output impedance when output impedance of the first MOS transistor decreases, and vice versa.

The present disclosure describes a system and method to correct or cancel MOS linear region impedance curvature. The linear region curvature correction may be obtained by using two MOS transistors in the pad driver/buffer and operating the transistors so as to proportionately increase output impedance of one of the transistors when the output impedance of the other decreases, and vice versa. A linear pad impedance may be maintained over a range of V_{pad} values, while also maintaining the V_{gs} supplied to pad driver transistors at its maximum possible value to obtain greater linearity. The approach of the present disclosure relaxes the requirements on the voltage/current references used in the MOS pad drivers and makes tight impedance control possible, especially in a situation where the MOS fabrication process (typically all currently used processes) does not have available an internal precision resistor with reasonably well controlled value. Thus, PVT spreads in values of internal or external precision resistors are also accommodated in a MOS driver circuit built according to the teachings of the present disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

For the present disclosure to be easily understood and readily practiced, the present disclosure will now be described for purposes of illustration and not limitation, in connection with the following figures, wherein:

Fig. 1 illustrates an exemplary pad impedance specification under USB2.0 for a low impedance driver circuit;

Fig. 2 illustrates a general approach to pad impedance control in a MOS driver circuit;

Fig. 3 illustrates an exemplary MOS driver circuit for trimming MOS linear region impedance curvature according to one embodiment of the present disclosure;

Fig. 4 is an exemplary schematic of a practical realization of the MOS driver circuit in Fig. 3 according to one embodiment of the present disclosure;

Figs. 5A and 5B illustrate two diagrams showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit in Fig. 4 when the circuit is SPICE simulated in the slow SS corner, with rising edge for Vpad;

Figs. 6A and 6B illustrate two diagrams showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit in Fig. 4 when the circuit is SPICE simulated in the fast (FF) corner, with rising edge for Vpad;

Figs. 7A and 7B illustrate two diagrams showing zoomed (closer) versions of respective voltage and current plots in Figs. 6A-6B;

Figs. 8A and 8B illustrate two diagrams showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit in Fig. 4 when the circuit is SPICE simulated in the fast (FF) corner, with falling edge for Vpad;

Fig. 9 is an exemplary schematic of a practical realization of the MOS driver circuit in Fig. 3 according to one embodiment of the present disclosure;

Figs. 10A and 10B illustrate two diagrams showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit in Fig. 9 when the circuit is SPICE simulated in the slow SS corner, with rising edge for Vpad;

Figs. 11A and 11B illustrate two diagrams showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit in Fig. 9 when the circuit is SPICE simulated in the fast (FF) corner, with rising edge for Vpad;

Fig. 12 is an exemplary schematic of a practical realization of the MOS driver circuit in Fig. 3 according to one embodiment of the present disclosure;

5 Figs. 13A-13C illustrate three diagrams showing plots of voltages and currents (versus time) at various terminals or points in the MOS driver circuit in Fig. 12 when the circuit is SPICE simulated in the slow SS corner, with rising edge for Vpad;

10 Figs. 14A-14C illustrate three diagrams showing plots of voltages and currents (versus time) at various terminals or points in the MOS driver circuit in Fig. 12 when the circuit is SPICE simulated in the fast (FF) corner, with rising edge for Vpad;

Figs. 15A and 15B illustrate slow (SS) corner results of SPICE simulation of the MOS driver circuit in Fig. 4 in the HS mode;

15 Figs. 16A and 16B illustrate fast (FF) corner results of SPICE simulation of the MOS driver in Fig. 4 in the HS mode;

20 Fig. 17 illustrates how, when a bandgap circuit operates on a supply other than the 3.3V used for a pad driver circuit according to the present disclosure (e.g., on a 1.5V supply), one can effectively "level shift" the bandgap voltage to generate the required high and low values for the reference voltage (Vref) to a MOS pad driver circuit constructed according to teachings of the present disclosure;

25 Fig. 18 illustrates the MOS driver circuit in Fig. 3 with the current reference "Iref" supplied by a separate bias generator so as to allow the use of the driver circuit as a stand alone USB1.1 buffer;

30 Fig. 19 illustrates a MOS driver circuit, which is identical to MOS driver in Fig. 3, but with its impedance control inhibited so as to allow the use of the driver circuit as a stand alone USB1.1 buffer; and

Fig. 20 is a block diagram depicting a system in which a MOS driver circuit constructed according to the teachings of the present disclosure may be used.

5

DETAILED DESCRIPTION

Reference will now be made in detail to certain embodiments of the present disclosure, examples of which are illustrated in the accompanying drawings. It is to be understood that the figures and descriptions of the present disclosure included herein illustrate and describe elements that are of particular relevance to the present disclosure, while eliminating, for the sake of clarity, other elements found in typical pad drivers or buffers. It is noted at the outset that the terms “connected”, “coupled,” “connecting,” “electrically connected,” etc., are used interchangeably herein to generally refer to the condition of being electrically connected. Further, a terminal is considered “held” at a specific potential when appropriate voltage (e.g., ground potential, reference voltage, supply voltage, etc.) is available at that terminal. The terms “supply” or “provide” are also used interchangeably to refer to electrically supplying or providing a voltage or current to a circuit element or terminal.

It is further noted at the outset that the term “MOS”, as used herein, includes a wide range of semiconductor devices. Some of the MOS devices (e.g., transistors) may have at least three terminals, whereas some other MOS devices (e.g., resistors or diodes) may have less than three terminals. In one embodiment, these devices are fabricated using a CMOS (complementary MOS) fabrication technology. A MOS device can include, for example, a Field Effect Transistor (FET), a dynamic-threshold MOS transistor (DTMOST), or a BICMOS (bipolar CMOS) device. The FET can be a Metal Oxide Semiconductor FET (MOSFET), a Junction FET (JFET), or a Metal Semiconductor FET (MESFET). A “three terminal device” can include devices with three or more terminals. For example, a three terminal device can be an FET with a fourth terminal (a bulk, backgate or substrate electrode) coupled to a voltage potential. In one embodiment, the bulk electrode, when used, is coupled to a ground potential or to the source electrode for an n-channel MOSFET (or NMOS), or to the source electrode or the positive supply rail for a p-channel MOSFET (or PMOS) as will be evident from the circuit diagrams.

Fig. 3 illustrates an exemplary MOS driver circuit 32 for trimming MOS linear region impedance curvature according to one embodiment of the present disclosure. The MOS driver circuit 32 uses analog impedance trimming techniques and may be used in place of the conventional MOS driver circuit 12 (Fig. 2) to obtain linear pad resistance (R_{pad}) as discussed hereinbelow. It is noted here that the terms “impedance” and “resistance” are generally used interchangeably herein, unless otherwise specified. The MOS driver circuit 32 may comprise a pad driver 34 and a pad driver replica 36, which may be a scaled replica (as is illustrated, for example, in Fig. 4 discussed later). Various circuit connections in the driver circuit 32 are self-explanatory and, hence, are very briefly described herein.

The pad driver 34 may include two NMOS transistors Ma 38 and Mb 42 with their respective source terminals 40, 44 held at a common circuit potential (e.g., the circuit ground), and their respective drain terminals 41, 45 connected to each other and also in series with the internal linearizing resistor R_s 22. A controlled voltage V_{gs} is maintained at the gate terminal 39 of the transistor Ma 38 (via an amplifier 60 discussed later below), whereas a differential voltage ($V_{ds} - V_{ds_ref}$) is provided to the gate terminal 43 of the transistor Mb 42 via a voltage adder or summer circuit 46 discussed below. In one embodiment, the signal adder circuit 46 is an operational (differential) amplifier with non-inverting input 48 connected to the drain terminal 41 of transistor Ma 38 and inverting input 47 connected to the drain terminal of transistor M1 (52) in the pad driver replica 36 as shown. The output 49 of the voltage summer 46 may be connected to the gate 43 of transistor Mb 43 to supply the differential voltage at the gate 43. A suitable feedback load 50 may be placed between the output 49 and inverting input 47 of the op-amp 46 as shown. The pad driver circuit 34 is connected to the IC pad 24, which allows coupling with other circuit elements (not shown) during operation of a system. The presence of the pad voltage V_{pad} 26 is also indicated in Fig. 3.

The pad driver replica 36 may include an NMOS transistor M1 (52) having a source terminal 54 connected to the circuit ground, a gate terminal 53 connected to an output 63 of an inverting amplifier 60, and a drain terminal 55 connected to a current reference source 58 and a positive supply voltage V_{dd} 59 via a series resistor 56. In the embodiment of Fig. 3, the value of the series resistor 56 is chosen to be 2m times the values of the internal linearizing resistor R_s 22,

where "m" is a number equivalent to the number of transistors M1 (52) (i.e., the NMOS "fingers") connected in parallel to make up the pad driver transistors Ma 38 and Mb 42 as is indicated in Fig. 3. For example, in the embodiment of Fig. 4, the value of $m = 18$ (i.e., the number of "fingers" = 18) as can be seen from the pad driver circuit portion in Fig. 4 (only the value of "m" is given in Fig. 4, without depicting all 18 fingers).

The MOS driver circuit 32 may also include an amplifier 60 configured to maintain the controlled voltage V_{gs} at the gates of transistors M1 (52) and Ma 38 as is shown in Fig. 3. The amplifier 60 may be a differential amplifier operating in an inverting configuration with its output 63 connected to the gates 53 and 39, its inverting input 61 connected to the output of the current reference 58 (and, hence, also indirectly to the drain 55 of transistor M1) to receive appropriate portion of the supply voltage V_{dd} , and its non-inverting input 62 held at a predetermined reference potential V_{ref} . The differential inverting amplifier 60 thus maintains a constant, steady potential V_{gs} at the gates of replica driver transistor M1 (52) and the pad driver transistor Ma 38. This allows the value of V_{gs} to be continually updated to maintain the impedance of M1 (52) and Ma 38 constant with PVT (process, voltage, temperature) variations. Thus, the amplifier 60 ensures that continuous analog trimming of V_{gs} is performed. The scaled impedance of the pad driver replica 36 may be exactly equal to that of the pad driver 34, only when the voltage of pad 24 is at V_{ref} . However, in the event of pad voltage above and below V_{ref} , the teachings of the present disclosure may be used to maintain impedance of the pad driver 34 near to that of the replica 36 (which is held constantly at V_{ref}).

In the embodiment of Fig. 3, the voltage appearing at the inverting input 61 of the amplifier 63 is denoted as V_{ref_fb} (the feedback portion of the reference voltage V_{ref}), the voltage between the drain terminal 55 of transistor M1 (52) and the ground potential 57 is denoted as V_{ds_ref} (which is also an input to the voltage summer 46), the identical voltages at the gate terminals 53, 39 of transistors M1 (52) and Ma 38 respectively are commonly denoted as V_{gs} , and the voltage between the drain and source terminals of transistor Mb 42 is denoted as V_{ds} . It is observed that as the drains of transistors Ma and Mb are connected, the same voltage V_{ds} is also present between the drain 41 and source 40 of transistor Ma. Further, as the drain of transistor Ma 38 is connected to the non-inverting input 48 of the op-amp 46, the op-amp 46

receives voltage V_{ds} at its non-inverting input 48. Hence, the differential voltage at the output 49 of the op-amps 46 may be given as $V_{ds} - V_{ds_ref}$. If the gate-to-source voltage of transistor Mb 42 is denoted as V_{gsb} , then the effective voltage at the gate terminal 43 of transistor Mb 42 may be given as $V_{gsb} = V_{gs} - V_{ds_ref} + V_{ds}$, which includes a differential voltage component ($V_{ds} - V_{ds_ref}$) as can be seen from the discussion herein. The voltage V_{gsb} will be equal to V_{gs} only when the voltage at the IC pad 24 is exactly equal to V_{ds_ref} , because, in that event, the non-inverting input of the op-amp 46 will be at V_{ds_ref} .

Assuming proper biasing of all circuit elements in Fig. 3, in operation, the amplifier 60 sets the correct (desired) V_{gs} for M1 (52) (and, hence, for Ma 38) such that V_{ref_fb} is at the same potential as V_{ref} . In one embodiment, $V_{ref} = 1.1V$. When the voltage on the IC pad 24 (i.e., V_{pad} 26) is driven to V_{ref} (i.e., $V_{pad} = V_{ref}$), the value of I_{pad} equals to $2 \cdot m \cdot I_{ref}$. Hence, the differential voltage output 49 of the adder circuit 46 is zero and, therefore, the gate voltages of transistors Ma 38 and Mb 42 become identical ($=V_{gs}$). On the other hand, when the voltage on the IC pad 24 is driven below V_{ref} (i.e., $V_{pad} < V_{ref}$), the resistance R_{Ma} (not shown) (i.e., impedance of transistor Ma 38) reduces with reducing V_{ds} , which reduces with reducing V_{pad} (because $V_{ds} = V_{pad} - I_{pad} \cdot R_s$). However, the resistance R_{Mb} (not shown) (i.e., impedance of transistor Mb 42) increases with reducing V_{ds} by an amount exactly equal to the reduction in R_{Ma} . Therefore, the net effect is a linear pad resistance as can be seen from the combined linear region $I_{pad} - V_{pad}$ graph 66 for the pad driver 32 with MOS transistors Ma 38 and Mb 42. The linearity is thus maintained for V_{pad} values less than or equal to the reference voltage V_{ref} . The following equations further explain why R_{Mb} increases by the same rate as R_{Ma} is decreasing.

It is seen from equation (1) that, in general, the resistance for MOS in the linear region can be given by:

$$R_{MOS} = \frac{1}{\beta(V_{gs} - V_T - \frac{V_{ds}}{2})} \quad \dots(3)$$

All the parameters in equation (3) are explained before with reference to equations (1) and (2). Based on the general equation (3) and various voltages shown in Fig. 3, the values of R_{Ma} and R_{Mb} can be given as:

$$R_{Ma} = \frac{1}{\beta(V_{gs} - V_T - \frac{V_{ds}}{2})} \quad \dots(4)$$

$$R_{Mb} = \frac{1}{\beta([V_{gs} - V_{ds_ref} + V_{ds}] - V_T - \frac{V_{ds}}{2})} = \frac{1}{\beta(V_{gs} - V_{ds_ref} - V_T + \frac{V_{ds}}{2})} \quad \dots(5)$$

It can be seen from equations (4) and (5) that the value of RMa decreases as Vds goes lower than Vds_ref, but the value of RMb increases by the same rate (as RMa is decreasing) when Vds goes below Vds_ref. Therefore, the combined effective resistance of RMa and RMb is linear over a range of Vpad values as can be seen from the Ipad-Vpad graph 66 in Fig. 3.

On the other hand, the vice versa is also true. That is, when the voltage on the IC pad 24 is driven above Vref (i.e., Vpad > Vref), the resistance RMa (not shown) increases with increasing Vds, but the resistance RMb (not shown) decreases with increasing Vds by an amount exactly equal to the reduction in RMa. Therefore, the net effect is a linear pad resistance similar to that illustrated in the graph 66, but with curves of RMa and RMb reversed (not shown in Fig. 3). Thus, the linearity may also be maintained for Vpad values greater than the reference voltage Vref. It is noted, however, that Vpad may not be greater than Vref in USB2.0 circuits.

A “pad” or “integrated circuit pad” (defined hereinbefore) may be used for inter-system communication, for example, via a cable of controlled characteristic impedance. It is important, in such an environment, to tightly control transmitter and receiver pad impedances, in order to avoid multiple signal reflections. Therefore, the transmitting IC pad (having the impedance control according to the methodology of the present disclosure) may connect to a terminating receiver pad, which may be within the same IC or in another external IC. This connection may be direct, via a cable (possibly with intermediate passive components, like series resistors or inductors), or via any other suitable manner to avoid multiple signal reflections.

Many possible architectures may exist for the voltage summer circuit 46 if only the DC resistance (Rpad_dc) of the IC pad 24 is of concern. In case of a USB1.1 buffer with the MOS driver circuit 32, for example, the pad impedance (Rpad) should be within USB1.1 specification

when the pad is subjected to a return wave-front from an unterminated receiver (not shown) connected to the IC pad 24. In one embodiment, the transmitted wave slew rate may be set so as to achieve a rise/fall time of 20ns or less for the return wave-front. To achieve such high-speed switching with desired R_{pad}, the summer circuit 46 may be designed as a voltage follower circuit as is illustrated, for example, in Figs. 4, 9 and 12.

First Circuit Realization of Fig. 3

Fig. 4 is an exemplary schematic of a practical realization of the MOS driver circuit 32 in Fig. 3 according to one embodiment of the present disclosure. The “compensated” pad driver circuit (or MOS driver circuit) 68 in Fig. 4 is shown along with a conventional “uncompensated” pad driver 72 (similar to the driver circuit 12 in Fig. 2) just for comparison purpose. As Fig. 4 is a realization of the general circuit configuration in Fig. 3, the circuit blocks having similar functions in Figs. 3 and 4 are denoted by the same reference numerals without assigning reference numerals to each circuit component in Fig. 4 (e.g., resistor, transistor, capacitor, etc.). Further, as the function of the circuit in Fig. 4 can be easily explained when a comparison of Figs. 3 and 4 is made, a detailed description of the circuit components in Fig. 4 is omitted here for the sake of brevity. From a comparison of Figs. 3 and 4, it is seen that the MOS driver circuit 68 in Fig. 4 includes the pad driver 34, the scaled replica of the pad driver 36, the voltage summer circuit 46 (implemented in a voltage follower configuration) and an amplifier 70. The amplifier 70 is substantially similar to the amplifier 60 in Fig. 3, except that the amplifier 70 is configured to provide a bias for the follower circuit 46 instead of a direct drain connection (connecting drain 55 with the inverting input 47) in Fig. 3. The follower bias line is indicated by the reference numeral 71. It is observed that the V_{ref_fb} signal is provided to the amplifier 70 when the test pads 73 and 74 are connected. Despite some implementational variations, the driver circuit 68 in Fig. 4 is functionally equivalent to the circuit 32 in Fig. 3.

Some points to note about the MOS driver circuit 68 of Fig. 4 are: (1) A voltage follower circuit is included at the output of the amplifier 70 so as to automatically generate the correct bias for the voltage summer circuit 46 (also implemented as a voltage follower) in the pad driver 34. Thus, the amplifier 70 includes a differential amplifier and a voltage follower. (2) Ideally, one would want the heavy capacitive load on node ‘y’ (designated by reference numeral “76” in

Fig. 4) to compensate the amplifier 70. In order to make node 'y' the dominant pole, one could use MOS diode connections for both PMOS loads (transistors M61 and M62 in Fig. 4) of the differential amplifier in the amplifier 70. However, then there may not be enough overall voltage gain for the amplifier 70 and the input offset voltage (for the amplifier 70) may be too large (creating unacceptable errors in the output impedance of the MOS driver circuit 68). (3) The 5pF compensation capacitor C0 (78) may be dramatically reduced in value (or even eliminated) if self-biased cascode stages were used for the PMOS loads of the differential amplifier. (4) The 0.1 Ohm resistors 79-81 are used to facilitate current measurement for SPICE simulations. They are not 'real' resistors in the sense that they may not be part of the final circuit as fabricated. (5) As noted before, the uncompensated pad connection 72 is included in Fig. 4 for simulation comparison purposes only. (6) There may be a relatively large change in the follower bias current (i.e., large changes in the current in MOS transistors M65 and M66) between the slow corner case (largest bias current) and the best corner case (smallest bias current). This may be desirable because the increased bias current in the slow corner may compensate for increased NMOS gate capacitance of transistor M103. The percentage change may be, however, much more than necessary to compensate for increased capacitance. (7) Because the output of the differential amplifier (in amplifier 70) may not drive down near to 0V, the top PMOS (transistor M63) of the follower circuit (in amplifier 70) may have to be larger than it would otherwise need to be. In this event, a two stage amplifier (with an inherent level shift, capable of driving near to 0V) may be a better solution as depicted, for example, in the embodiment of Fig. 12. (8) The number of NMOS fingers ($m=18$, transistors M102 and M103) in the pad driver 34 are chosen to maximize the gate drive voltage (V_{gs}) in the slow corner (slow process, maximum temperature, minimum V_{dd} , largest R_s value). When the pad driver circuit 34 is then subjected to the fast corner (fast process, minimum temperature, maximum V_{dd} , smallest R_s value), the NMOS V_{gs} gate drive voltage will be as high as possible. Hence, such a scheme of maximizing V_{gs} voltage keeps the MOS linear region curvature to a minimum; however, it will not completely eliminate the curvature.

SPICE Simulation Results for the Circuit 68 of Fig. 4

Fig. 5A and 5B illustrate two diagrams 94, 98 showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit 68 in Fig. 4

when the circuit 68 is SPICE simulated in the slow SS corner, with rising edge for Vpad. The voltages in diagram 94 are measured in volts and mV, whereas the currents in diagram 98 are measured in mA. The time is given in nanoseconds in both diagrams. Various plots or graphs in the voltage diagram 94 are referenced by the same numerals as those used to identify

5 corresponding test locations in the circuit in Fig. 4 where the voltage measurements are taken. For example, the voltage plot 86 corresponds to the voltage measurements taken at location 86 (the “x” signal line) in Fig. 4. Similarly, the voltage plot 87 corresponds to the voltage measurements taken at location 87 (the “fb_int_comp” line) in Fig. 4, and so on. In the same manner, the current diagram 98 includes a number of plots (except plots 91, 93, 95) bearing
10 reference numerals corresponding to the locations of current measurements in Fig. 4. For example, the current graph 90 corresponds to the current measurements taken at the “padd” terminal 90 in Fig. 4 (similar to the IC pad 24 in Fig. 3), thereby taking the Rpad into account. Similarly, the current plot 92 corresponds to the current measurements taken at the “padd-unc” terminal 92 in Fig. 4, thereby taking the Rpad of the uncompensated driver 72 into account. It is
15 noted that the plot 91 defines a current plot for an ideal resistance of 40.5 Ohms, the plot 93 defines a current plot for an ideal resistance of 49.5 Ohms, and the plot 95 defines an ideal current of 22 mA. These resistor values, 40.5 Ohms and 49.5 Ohms, respectively correspond to the lower and upper limits on the pad impedance values given in Fig. 1 for the USB2.0 impedance specification. The ideal current of 22 mA corresponds to the upper 49.5 Ohms limit
20 when the pad voltage is 1.09V (~1.1V) as can be seen from Fig. 1. It is observed here that these ideal values are not part of the MOS driver circuit 68 in Fig. 4. These values are plotted in Fig. 5B so as to visualize whether a pad design is meeting the USB2.0 impedance specification.

It is seen from the voltage and current plots in Figs. 5A-5B for the slow SS corner (worst
25 for MOS drive capability) that the pad driver NMOS Vgs is maximized (> 2.8V from a 3V supply) as can be seen from the plot 76. It is also seen from a comparison of current plots 90, 92 that there is no real discernible difference between the performance of curvature compensated and uncompensated pads in Fig. 4. Therefore, curvature compensation may not be needed in the slow (SS) corner case.

Figs. 6A and 6B illustrate two diagrams 102, 104 showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit 68 in Fig. 4 when the circuit 68 is SPICE simulated in the fast (FF) corner, with rising edge for Vpad. The voltages in diagram 102 are measured in volts and mV, whereas the currents in diagram 104 are measured in mA. The time is given in nanoseconds in both diagrams. Various plots or graphs in the diagrams 102, 104 are referenced in the same manner (including the plots 91, 93, and 95 for ideal resistor and current values) as that described above with reference to Figs. 5A-5B.

Therefore, no additional explanation of various plots in Figs. 6A-6B is provided. As can be seen from plot 76 in Fig. 6A, in the fast FF corner (best for MOS drive capability), pad driver NMOS Vgs has dropped to just 1.3V. This leads to several Ohms of linear region MOS impedance curvature. When one takes into account percentage errors in the generation of Vref and Iref, it may be difficult to meet the 45 Ohm +/-10% impedance specification (under USB2.0 described before) using the uncompensated pad 72. It can be seen from a comparison of plots 90 and 92 that linear region curvature compensation is desirable in the fast (FF) corner case.

Figs. 7A and 7B illustrate two diagrams 106, 108 showing zoomed (closer) versions of respective voltage and current plots 102, 104 in Figs. 6A-6B. As before, the plots 106, 108 of voltages and currents (versus time), respectively, are obtained at various terminals or points in the MOS driver circuit 68 in Fig. 4 when the circuit 68 is SPICE simulated in the fast (FF) corner, with rising edge for Vpad. As Figs. 7A-7B are zoomed versions of corresponding Figs. 6A-6B, no additional explanation of graphs in Figs. 7A-7B is provided. It is, however, observed from the diagram 108 that the compensated circuit 68 according to the present disclosure provides a very linear response (plot 90) as compared to the relatively large curvature (plot 92) for uncompensated driver circuit 72.

Figs. 8A and 8B illustrate two diagrams 110, 112 showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit 68 in Fig. 4 when the circuit 68 is SPICE simulated in the fast (FF) corner, with falling edge for Vpad. The voltages in diagram 110 are measured in volts and mV, whereas the currents in diagram 112 are measured in mA. The time is given in nanoseconds in both diagrams. Various plots or graphs in

the diagrams 110, 112 are referenced in the same manner as that described above with reference to Figs. 5A-5B. Therefore, no additional discussion of various plots in Figs. 8A-8B is provided.

It is noted that in various current graphs in Figs. 5B, 6B, 7B, and 8B, the follower bias currents (in the MOS transistors M65 and M66 in Fig. 4) are not shown. These bias currents range from 120 μ A for the best case corner to 1.3mA for the worst case corner. In the embodiment of Fig. 4, because the switching is in the order of 10mA plus during pad slew (for Vpad), such bias currents would be acceptable. In the slew rate limiting circuits (not shown in Fig. 4) of a USB1.1 buffer, a follower similar to the follower 46 in Fig. 4, with its high bias current, may also be needed. It is observed here that although the current source Iref 58 (Fig. 3) may preferably be an ideal current source, it may be replaced with a non-ideal, "real" current source without making any substantial difference to stability performance. The Vds of the real current source may be large (almost 2V in the worst case) and, therefore, the PMOS (not shown) forming the non-ideal current source can be relatively small and therefore low capacitive.

Second Circuit Realization of Fig. 3

Fig. 9 is an exemplary schematic of a practical realization of the MOS driver circuit 32 in Fig. 3 according to one embodiment of the present disclosure. The "compensated" pad driver circuit (or MOS driver circuit) 114 in Fig. 9 is shown along with a conventional "uncompensated" pad driver 72 (similar to the driver circuit 12 in Fig. 2) just for comparison purpose. As Fig. 9 is a realization of the general circuit configuration in Fig. 3, the circuit blocks having similar functions in Figs. 3 and 9 are denoted by the same reference numerals without assigning reference numerals to each circuit component in Fig. 9 (e.g., resistor, transistor, capacitor, etc.). Further, as the function of the circuit in Fig. 9 can be easily explained when a comparison of Figs. 3 and 9 is made, a detailed description of the circuit components in Fig. 9 is omitted here for the sake of brevity. From a comparison of Figs. 3 and 9, it is seen that the MOS driver circuit 114 in Fig. 9 includes the pad driver 34, the replica of the pad driver 36, the voltage summer circuit 46 (implemented in a voltage follower configuration), the inverting amplifier 60, and an additional amplifier 118. The amplifier 118 is an additional amplifier connected between the replica pad driver 36 and the voltage summer 46 to provide a bias for the follower circuit 46 on the line indicated by reference numeral "119" in Fig. 9. Thus, the inverting input 47 (Fig. 3)

to the voltage summer 46 is not provided directly from the pad driver replica 36, but through the amplifier 118. It is observed that the Vref_fb signal is provided to the amplifier 60 when the test pads 120 and 121 are connected. Despite some implementational variations, the driver circuit 114 in Fig. 9 is functionally equivalent to the circuit 32 in Fig. 3.

5

The MOS driver circuit 114 of Fig. 9 may be used, with its PMOS input stage (in amplifier 60), when a low reference voltage (e.g., Vref = 0.5V) is available. However, in the simulation of circuit 114, the value of 1.1V was used for Vref. Some points to note about the MOS driver circuit 114 of Fig. 9 are: (1) As noted before, a separate (2nd) amplifier 118 is used to generate the bias for the follower circuit 46. The amplifier 118 is shown 'unbiased', but a biased version could be used, if the NMOS (any of the NMOS in the circuit 114) V_T is not too great. All NMOS in the circuit 114 may have V_T values that change with process. The primary amplifier 60 and a follower bias amplifier 118 combination may be used so long as the improvement in MOS linear region linearity is not outweighed by the double offset of these two amplifiers 60, 118. (2) Ideally, the heavily capacitively loaded NMOS gate of the pad driver transistor M102 (Fig. 9) may compensate the amplifier 60 (dominant pole). However, in practice, the gate-drain capacitance of the pad driver NMOS (transistor M102) may create a significant amount of charge injection onto the gate node (of transistor M102) during pad switching. This may cause the gate node voltage to move considerably, necessitating the addition of a 'slugging' capacitor (capacitor C4 in Fig. 9). Generally, the voltage V_{gs} of transistor M102 should not change as the pad voltage switches; it (V_{gs} of M102) should preferably only change very slowly with PVT variations. However, the V_{gs} of M102 may move from its ideally static bias condition. For example, if the pad voltage is rising, then the capacitance between the drain and gate of M102 will tend to pull the V_{gs} node up, potentially by several 10's of mV. The impedance of M102 will therefore change. On the other hand, if the pad voltage is falling, then the capacitance between the drain and gate of M102 will tend to pull the V_{gs} node down, potentially by several 10's of mV. The impedance of M102 will again change. The amount of change in V_{gs} depends on the capacitive divider given by the following approximation:

$$\Delta V_{gs} = \Delta V_{pad} * (C_{\text{drain-gate of M102}}) / (C_{\text{on node 123 in Fig. 9}}) \quad \dots(6)$$

Therefore, the capacitor C4 of 10pF is added on node 123 (Fig. 9) to minimize ΔV_{gs}. There may however be more elaborate, less space-costly (i.e., silicon area) solutions, to this problem

including, for example, use of a 2 stage push-pull amplifier (not shown) with a high UGBW (Unity Gain BandWidth) in place of the amplifier 60. (3) With this particular single stage differential amplifier circuit 60, it may be difficult to drive the gate of the NMOS pad driver (transistor M102) much above about 2V. Therefore, it may be necessary to oversize the driver NMOS (transistor M102) to cope with the worst case SS corner. This problem, however, may be overcome for the particular realization in Fig. 9, by replacing the PMOS input differential amplifier 60 with an NMOS input differential amplifier such as, for example, the amplifier 70 used in the circuit of Fig. 4. However, such an NMOS differential amplifier may require the reference voltage (V_{ref}) at least a volt higher than that required by the PMOS amplifier.

SPICE Simulation Results for the Circuit 114 of Fig. 9

Figs. 10A and 10B illustrate two diagrams 130, 134 showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit 114 in Fig. 9 when the circuit 114 is SPICE simulated in the slow SS corner, with rising edge for V_{pad} . The voltages in diagram 130 are measured in volts and mV, whereas the currents in diagram 134 are measured in mA. The time is given in nanoseconds in both diagrams. Various plots or graphs in the voltage diagram 130 are referenced by the same numerals as those used to identify corresponding test locations in the circuit in Fig. 9 where the voltage measurements are taken. For example, the voltage plot 126 corresponds to the voltage measurements taken at location 126 (the "ds_comp" signal line in the pad driver 34) in Fig. 9. Similarly, the voltage plot 124 corresponds to the voltage measurements taken at location 124 (the "gs_comp" signal line in the pad driver 34) in Fig. 9, the voltage plot 125 refers to the V_{pad} measurement at the circuit pad "padd" 125 (similar to the IC pad 24 in Fig. 3), and so on. In the same manner, the current diagram 134 includes a number of plots (except for the plots 91, 93, and 95) bearing reference numerals corresponding to the locations of current measurements in Fig. 9. For example, the current graph 125 corresponds to the current measurements taken at the "padd" terminal 125 in Fig. 9, thereby taking the R_{pad} into account. Similarly, the current plot 128 corresponds to the current measurements taken at the "padd-unc" terminal 128 in Fig. 9, thereby taking the R_{pad} of the uncompensated driver 72 into account. The ideal plots 91, 93, and 95 are already noted hereinbefore with reference to Fig. 5B. It is seen from the voltage plot 123 in Fig. 10A for the slow SS corner (worst for MOS drive capability) that the V_{gs} of the pad driver NMOS (i.e.,

transistor M102) is well below supply Vdd (which is depicted at graph 83 in Fig. 5A), at just 1.6V. Even so, curvature compensation is not really needed for the Vpad voltage range of interest (i.e., below the 22mA line 95 in the diagram 134). Because of the 'double amplifier offset' (resulting from the use of the primary amplifier 60 and the bias amplifier 118) discussed hereinbefore, both the compensated (plot 125) and uncompensated (plot 128) pad impedances are not well centered at the point of calibration, which is $V_{pad} = V_{ref} = 1.1V$.

Figs. 11A and 11B illustrate two diagrams 136, 138 showing plots of voltages and currents (versus time), respectively, at various terminals or points in the MOS driver circuit 114 in Fig. 9 when the circuit 114 is SPICE simulated in the fast (FF) corner, with rising edge for Vpad. The voltages in diagram 136 are measured in volts and mV, whereas the currents in diagram 138 are measured in mA. The time is given in nanoseconds in both diagrams. Various plots or graphs in the diagrams 136, 138 are referenced in the same manner as that described above with reference to Figs. 10A-10B. Therefore, no additional explanation of various plots in Figs. 11A-11B is provided. As can be seen from plot 123 in Fig. 11A, in the fast FF corner (best for MOS drive capability), the Vgs of the pad driver NMOS (i.e., transistor M102) has dropped to just a bit more than 1.0V. This leads to a large linear region MOS impedance curvature for the uncompensated pad (as can be seen from graph 128 in Fig. 11B). The compensated pad (i.e., the circuit 114), however, is linear as can be seen from graph 125 in Fig. 11B. This illustrates the effect of curvature compensation according to the present disclosure. When it is difficult to drive a MOS gate voltage to full Vdd supply (perhaps because of reliability concerns with technology limits, or because of the use of a very thin oxide high drive MOS (to a terminating voltage < Vdd) for maximum drive), then using the methodology described in the present disclosure it may be possible to eliminate the MOS linear region curvature that would otherwise make the impedance spread too great.

Third Circuit Realization of Fig. 3

Fig. 12 is an exemplary schematic of a practical realization of the MOS driver circuit 32 in Fig. 3 according to one embodiment of the present disclosure. The "compensated" pad driver circuit (or MOS driver circuit) 140 in Fig. 12 is shown along with a conventional "uncompensated" pad driver 72 (similar to the driver circuit 12 in Fig. 2) just for comparison

purpose. As Fig. 12 is a realization of the general circuit configuration in Fig. 3, the circuit blocks having similar functions in Figs. 3 and 12 are denoted by the same reference numerals without assigning reference numerals to each circuit component in Fig. 12 (e.g., resistor, transistor, capacitor, etc.). Further, as the function of the circuit in Fig. 12 can be easily explained when a comparison of Figs. 3 and 12 is made, a detailed description of the circuit components in Fig. 12 is omitted here for the sake of brevity. From a comparison of Figs. 3 and 12, it is seen that the MOS driver circuit 140 in Fig. 12 includes the pad driver 34, the replica of the pad driver 36, the voltage summer circuit 46 (implemented in a voltage follower configuration), the amplifier 60, and an additional amplifier 142 having a reference follower circuit 141. It is noted that the amplifier 60 in the embodiment of Fig. 12 is a two-stage amplifier, whereas the same amplifier is shown as a single stage amplifier in the embodiment of Fig. 9. The amplifier 142 is an additional two-stage amplifier connected between the replica pad driver 36 and the combination of the pad driver 34 and the voltage summer 46 to provide a bias for the follower circuit 46 (on the line indicated by reference numeral "152" in Fig. 12) and the V_{gs} (on line 144) for the pad driver NMOS transistor M102. Thus, the inverting input 47 (Fig. 3) to the voltage summer 46 is not provided directly from the pad driver replica 36, but through the amplifier 142. It is observed that the V_{ref_fb} signal is provided to the amplifier 60 when the test pads 146 and 147 are connected. Despite some implementational variations, the driver circuit 140 in Fig. 12 is functionally equivalent to the circuit 32 in Fig. 3.

The MOS driver circuit 140 in Fig. 12 is considerably more complex than the realization shown in Fig. 4. The MOS driver circuit 140 of Fig. 12 may be used, with its PMOS input stage (in amplifier 60), when a low reference voltage (e.g., V_{ref} = 0.5V) is available. However, in the simulation of circuit 140, the value of 1.1V was used for V_{ref}. Some points to note about the MOS driver 140 in Fig. 12 are: (1) Unlike the previous circuit 114 of Fig. 9, the circuit 140 in Fig. 12 may be able to drive the gate of the NMOS (line 144 of transistor M102) close to V_{dd} because of the extra amplifier (level shifting) stage (i.e., the second stage in the two-stage amplifier 142). (2) Additional stabilization may be desirable for the circuit 140 in the FF corner. (3) The increased voltage gain of the two-stage amplifier 60 may minimize input offsets. Therefore, it may be possible to use a second amplifier (here, the additional two-stage amplifier 142) to generate the follower bias (on line 152), without the compound amplifier offsets being

too high. (4) The biased two-stage amplifier 142 may be a more robust solution than the unbiased amplifier 118 used in Fig. 9. (5) It may be desirable to connect the output of the main amplifier 60 to the gate of the pad driver 34 NMOS transistor M102 (i.e., the 'ngate' node 144 in Fig. 12) and perform a pole-zero cancellation technique for compensation (R-C rather than simple C), instead of using the second two-stage amplifier 142 to supply the Vgs for pad driver NMOS. Alternatively, it may be possible to use a two stage push-pull amplifier (not shown) (first stage diode connected, and the second stage cascoded for high output resistance) for the amplifier circuit 60 and drive the heavily loaded 'ngate' node 144 directly (i.e., without using the amplifier 142 to supply the Vgs for pad driver NMOS transistor M102).

SPICE Simulation Results for the Circuit 140 of Fig. 12

Figs. 13A-13C illustrate three diagrams 160, 162, 164 showing plots of voltages and currents (versus time) at various terminals or points in the MOS driver circuit 140 in Fig. 12 when the circuit 140 is SPICE simulated in the slow SS corner, with rising edge for Vpad. The voltages in diagrams 160, 162 are measured in volts and mV, whereas the currents in diagram 164 are measured in mA and μ A. The time is given in nanoseconds in all diagrams. Various plots or graphs in the voltage diagrams 160, 162 in Figs. 13A-13B are referenced by the same numerals as those used to identify corresponding test locations in the circuit in Fig. 12 where the voltage measurements are taken. For example, the voltage plot 153 corresponds to the voltage measurements taken at location 153 (the "ds_comp" signal line in the pad driver 34) in Fig. 12. Similarly, the voltage plot 149 corresponds to the voltage measurements taken at location 149 (the "stg1" signal line in the amplifier 60) in Fig. 12, the voltage plot 151 refers to the voltage measurement at the "ngate_rep" terminal 151 in the pad driver circuit 34, and so on. In the same manner, the current diagram 164 in Fig. 13C includes a number of plots (except for the plots 91, 93, and 95) bearing reference numerals corresponding to the locations of current measurements in Fig. 12. For example, the current graph 155 corresponds to the current measurements taken at the "padd" terminal 155 in Fig. 12 (similar to the IC pad 24 in Fig. 3), thereby taking the Rpad into account. Similarly, the current plot 156 corresponds to the current measurements taken at the "padd-unc" terminal 156 in Fig. 12, thereby taking the Rpad of the uncompensated driver 72 into account. The ideal plots 91, 93, and 95 are already noted hereinbefore with reference to Fig. 5B.

Figs. 14A-14C illustrate three diagrams 166, 168, 170 showing plots of voltages and currents (versus time) at various terminals or points in the MOS driver circuit 140 in Fig. 12 when the circuit 140 is SPICE simulated in the fast (FF) corner, with rising edge for V_{pad}. The voltages in diagrams 166, 168 are measured in volts and mV, whereas the currents in diagram 170 are measured in mA and μ A. The time is given in nanoseconds in both diagrams. Various plots or graphs in the diagrams 166, 168, 170 are referenced in the same manner as that described above with reference to Figs. 13A-13C. Therefore, no additional explanation of various plots in Figs. 14A-14C is provided.

It is observed that various current and voltage graphs in Figs. 13A-13C, 14A-14C are substantially similar to various graphs in Figs. 5A-5B, 6A-6B representing voltages and currents at corresponding locations in the circuit 68 in Fig. 4. Because of the similarity of Figs. 13A-13C, 14A-14C and Figs. 5A-5B, 6A-6B, no additional explanation is provided for plots in Figs. 13A-13C, 14A-14C. Thus, although the circuit 140 in Fig. 12 is considerably more complex than the circuit 68 in Fig. 4, the overall performance of both of those circuits is substantially similar.

Performance of Circuit 68 in Fig. 4 in HS mode

It is noted that in USB2.0, for example, not only does pad impedance (R_{pad}) have to be controlled to within 45 Ohms +/-10% during FS (Full Speed, 12 Mega Bits per second) mode of operation, but that the MOS driver/buffer (e.g., the circuit 32 in Fig. 3) in the FS mode may also be used as a ground reference impedance for HS (High Speed, 480 Mega Bits per second) mode of operation of the MOS buffer.

Figs. 15A-15B illustrate slow (SS) corner results of SPICE simulation of the MOS driver circuit 68 in Fig. 4 in the HS mode, whereas Figs. 16A-16B illustrate fast (FF) corner results of SPICE simulation of the MOS driver 68 in Fig. 4 in the HS mode. Figs. 15A-15B and 16A-16B show diagrams 172, 174, 176, 178 of voltages and currents (versus time) at various terminals or points in the MOS driver circuit 68 in Fig. 4 when the circuit 68 is SPICE simulated in the HS mode. The voltages in diagram 172 are measured in volts, whereas they are measured in V and mV in diagram 176. The currents in diagram 174 are measured in amperes, whereas they are measured in μ A and mA in diagram 178. The time is given in seconds in diagrams 172, 174,

whereas it is given in nanoseconds in diagrams 176, 178. Various plots or graphs in the voltage diagrams 172, 176 are referenced by the same numerals as those used to identify corresponding test locations in the circuit in Fig. 4 where the voltage measurements are taken. For example, the voltage plot 90 corresponds to the voltage measurements (V_{pad}) taken at location “padd” 90 (similar to the IC pad 24 in Fig. 3) in Fig. 4. Similarly, the voltage plot 87 corresponds to the voltage measurements taken at location 87 (the “fb_int_comp” line) in Fig. 4, the voltage plot 76 corresponds to the voltage measurements taken at location 76 (the “y” line) in Fig. 4, and so on. In the same manner, the current diagrams 174, 178 include plots 90 that correspond to the measurements of current flowing through the internal linearizing resistor R_s 22 (Fig. 4), i.e., current measurements taken at the “padd” terminal 90 in Fig. 4, thereby taking the R_{pad} into account.

The results depicted in Figs. 15A-15B and 16A-16B were obtained by instantiating two parallel USB1.1 buffers (not shown) (each buffer similar to the circuit 68 in Fig. 4) with combined nominal resistance of 22.5 Ohms. A current source of 17.77mA was injected into the buffers at 480MHz, with rise and fall times of 500ps. The slow and fast corner results of the simulation are shown in Figs. 15A-15B and 16A-16B respectively. Both results show that the output high level of impedance R_{pad} is well within the USB2.0 specification limits of 45 Ohms $\pm 10\%$. However, in all of Figs. 15A-15B and 16A-16B the levels of impedance values are slightly low. This may be corrected by circuit optimizations, for example, by changing V_{ref} and/or changing the values of series resistors R_s and $2 \cdot m \cdot R_s$ (shown in Fig. 3). The waveforms in Figs. 15A-15B and 16A-16B are for a scenario where an impedance controlled pad driver circuit according to the present disclosure (e.g., the parallel USB1.1 buffers mentioned at the beginning of this paragraph, with 45 Ohms ground referenced resistive termination for the HS mode) is used as a termination resistor. The simulations in Figs. 15A-15B and 16A-16B emulate HS mode data transmission in USB2.0, with a 480MHz clock signal.

It is observed that it may be desirable to build a “high side” impedance control circuit for a MOS driver circuit built according to the teachings of the present disclosure (i.e., built similar to the driver circuit 32 in Fig. 3). A “high side” impedance control circuit may be used to control the high driving impedance of an IC pad. Such an impedance control circuit may be designed as

a mirror image of the MOS driver circuit in Fig. 3. As is known in the art, in the mirror circuit (mirrored in the y-axis) (not shown), for example, transistors M1, Ma and Mb in Fig. 3 would become PMOS devices, the current source 58 would change to a current sink, etc. For example, Fig. 17 (discussed below) shows how to generate the reference voltages (V_{REF_L} and V_{REF_H}) for low and high side impedance control.

It is further observed that throughout the discussion of various MOS driver circuit configurations provided herein with reference to Figs. 3, 4, 9, and 12, the nominal resistor values (for various resistors in the circuits described hereinbefore) were chosen at 0°C. In case of R_{pad} under USB2.0 specification, for example, this may mean that a +/-10% process spread and a -5% (-40°C) to +20% (105°C) temperature spread, the total effective spread may be -15% to +30%. Therefore, for a resistance R_{pad} centered on 45 Ohms (as required under USB2.0, for example), it may be preferable to choose a nominal resistance value of about 42 Ohms to accommodate these PT spreads and still comply with the USB2.0 requirements. This nominal resistance value correction factor may be applied to the circuits in Figs. 3, 4, 9, and 12.

Probable Bandgap Reference Considerations

It is noted that in the exemplary MOS driver circuits in Figs. 4, 9, and 12, a 1.1V reference voltage V_{ref} has been used. However, some of the circuits (e.g., circuit 114 in Fig. 9 and circuit 140 in Fig. 12) may be made to work with a lower reference V_{ref} (for example, 0.55V). The simplest circuit 68 of Fig. 4 may not function with a reference voltage V_{ref} much below 1.1V, because of its NMOS input stage (in amplifier 70). It is observed, however, that a higher voltage reference (e.g., $V_{ref} = V_{dd} - 1.1V$) may be needed for the high side impedance Control noted hereinbefore. Therefore, it may not be necessary to choose a reference best suited for impedance control, because the bandgap may have to produce > 1 voltage references.

Fig. 17 illustrates how, when a bandgap circuit operates on a supply other than the 3.3V used for a pad driver circuit according to the present disclosure (e.g., on a 1.5V supply), one can effectively "level shift" the bandgap voltage to generate the required high and low values for the reference voltage (V_{ref}) to a MOS pad driver circuit (e.g., any MOS driver circuit based on the general circuit configuration 32 in Fig. 3) constructed according to teachings of the present

disclosure. The exemplary circuit configuration 180 shown in Fig. 17 includes an additional stage 182 to the bandgap circuit (not shown) running on a 1.5V analog supply voltage and a cascode stage 184 (for current precision) in series with the additional stage 182. The bandgap circuit (not shown) precedes the additional stage 182. The resistors RBG, R1, and R2 are matched and inter-digitated (i.e., laid out together, rather than individually). The circuit 180 is shown to provide two reference outputs: the low reference voltage $V_{ref_L} = 1.1V$, and the high reference voltage $V_{ref_H} = V_{dd} - 1.1V$. The V_{ref_L} voltage may be supplied as a V_{ref} input to a MOS driver circuit constructed according to the teachings of the present disclosure (e.g., the V_{ref} input 62 in the circuit 32 in Fig. 3, or the “ref” reference voltage terminal 85 in the circuit 68 in Fig. 4, etc.), whereas the V_{ref_H} voltage may be fed as a reference voltage to a y-axis mirror image (not shown) of the MOS driver circuit (e.g., the circuit 32 in Fig. 3) discussed hereinbefore with reference to high side impedance control.

Using USB1.1 Buffer Stand Alone (not within a USB2.0 PHY)

A MOS driver circuit constructed according to the teachings of the present disclosure (e.g., the MOS driver circuit 32 in Fig. 3) may be used as a stand alone USB1.1 buffer/driver, instead of a USB1.1 buffer within a USB2.2 PHY device. Two exemplary ways of using the driver circuit 32 as a stand alone USB1.1 buffer are discussed hereinbelow with reference to Figs. 18 and 19.

Fig. 18 illustrates the MOS driver circuit 32 in Fig. 3 with the current reference “Iref” supplied by a separate bias generator 186 so as to allow the use of the driver circuit 32 as a stand alone USB1.1 buffer. As the MOS driver circuit 32 in Fig. 18 is the same circuit shown in Fig. 3, only some of the major circuit elements are identified with reference numerals for the sake of clarity. The separate bias generator 186 may include an external precision resistor 188, an NMOS transistor 192, a differential amplifier 190, and a voltage divider network consisting of resistors R1 (194) and R2 (196). An internal potential divider (of resistors R1 and R2) may allow V_{ref} to be stable within +/-10%. The V_{ref} generated at the junction of resistors R1 (194) and R2 (196) may be supplied to the non-inverting terminal 62 of the op-amp 60, and the current reference Iref 58 may be obtained from the current flowing into the drain of transistor 192.

The separate bias generator 186 may be available in the market as a USB1.1 pad. The bias pad 186 may be a dedicated pad with the external precision (within 1%) resistor 188. The bias pad 186 need not be a bandgap reference generator. In one embodiment, the bias generator 186 may have five (5) current outputs (not shown) for up to five USB1.1 MOS drivers (each similar to the driver 32). In the arrangement shown in Fig. 18, the value of internal linearizing resistor R_s may have to be reduced (from 28 to 22 Ohms) to meet the lower overall USB1.1 stand alone impedance specification of 28 to 44 Ohms. It is noted that this new R_s value of 22 Ohms may apply to a common schematic for the stand-alone version of the MOS driver circuit 32 (e.g., the configuration illustrated in Fig. 18) and a version of the circuit 32 used within a USB2.0 PHY (e.g., the configurations illustrated in Figs. 4, 9, and 12). This may however mean that the gate of a MOS pad driver (e.g., the gate 39 of transistor M_a in Fig. 3) may be driven slightly lower than the optimal maximum (V_{gs}). That may be of no concern, however, as the curvature adjust mechanism may not be affected by slight deviations from the maximum V_{gs} .

Some points to note about the separate bias generator configuration in Fig. 18 are: (1) No external termination resistors (similar to the internal linearizing resistor R_s) may be required for DP and DM IC pads. It is observed here that in USB1.1 and USB2.0, differential IC pads are used, i.e., there are actually two IC pads (DP or D+ and DM or D-), each pad connected to a MOS driver circuit like the circuit 32 in Fig. 3. Therefore, for example, in case of five (5) USB1.1 buffers (each similar to circuit 32), it may be possible to save ten (10) such external resistors because, as noted before, a single bias generator 186 may provide reference currents to all five USB1.1 buffers. (2) The same bias generator pad 186 may be used for a USB1.1 stand alone buffer and for a USB1.1 buffer inside a USB2.0 PHY. (3) Reasonably precise control of slew rates may be obtained from relatively precise current reference provided by the bias pad 186. (4) The approach illustrated in Fig. 18 requires use of an additional pad 198 to which an external precision resistor 188 must be connected. However, as noted before, only one additional pad may be needed for up to five USB1.1 buffers. (5) The use of a separate bias pad 186 for current reference may require a slightly larger (10%) MOS transistor M_1 (52) in the pad driver replica 36. Unlike when V_{ref} is generated by a band-gap (e.g., as discussed hereinbefore with reference to Fig. 17), in the scheme of Fig. 18, V_{ref} has a +/-10% spread because it is generated using a simple potential divider of R_1 (194) and R_2 (196). Therefore, the voltage at the replica

IC pad 198 will vary from approximately 1.2V to 1.1V to 1.0V as Vdd varies from 3.6V to 3.3V to 3.0V. The voltage across the external precision resistor 188 will therefore vary by +/-10% (with nominal value obtained when Vdd is at its nominal value of 3.3V) and so the current through the external resistor 188 will vary by +/-10%. Therefore, Iref 58 varies by +/-10%. If the reference current (Iref 58) is 10% higher than the nominal, then the gate voltage of M1 (52) must increase to pass the increased current. If Vgs of M1 cannot however increase (e.g., because the amplifier 60 cannot output more voltage), then the size of the M1 must be increased by 10%.

In the USB1.1 stand alone operation depicted in the embodiment of Fig. 18, it may be desirable to choose a higher nominal Iref value so that pad impedance (Rpad) at IC pad 24 will be less than 44 Ohms (the upper limit on the stand alone overall impedance specification under USB1.1). For example, suppose that $2 \cdot m = 24$ ($m=12$ fingers) and that nominal Vref (Vref.nom) = 1.1V. (1) In case of a USB1.1 buffer within a USB2.0 PHY, replica pad resistance = $2 \cdot m \cdot R_s = 24 \cdot 22 = 528$ Ohms. Here, the impedance of NMOS M1 (52) may be adjusted such that it provides 552 Ohms, making a total of 1080 Ohms pad driver replica resistance. Hence, Iref may be chosen equal to 1.02mA so that $V_{ref.nom} = V_{ref_fb} = 1.02mA \cdot 1080 \text{ Ohms} = 1.1V$. (2) On the other hand, for USB1.1 buffer in stand alone configuration (similar to that shown in Fig. 18), the nominal value of Iref may be chosen, for example, 15% higher at 1.15mA. The replica pad resistance remains the same at $2 \cdot m \cdot R_s = 24 \cdot 22 = 528$ Ohms and the impedance of NMOS M1 (52) may be adjusted such that it provides 428 Ohms, thereby making the total replica resistance of 956 Ohms. This means that $V_{ref.nom} = V_{ref_fb} = 1.15mA \cdot 956 = 1.1V$, which is suitable for the stable operation of the amplifier 60. With these values, Rpad turns out to be equal to $956/24 = 40$ Ohms, which is well below the 44 Ohms upper limit (noted before) for a USB1.1 stand alone buffer. Because the percentage change in Iref (+/-10%) is the same as that in Vref, overall trimmed impedance (Rpad) may remain constant with changes in Vdd. Hence, no bandgap voltage may be needed for the bias generator 186.

Fig. 19 illustrates a MOS driver circuit 200, which is identical to MOS driver 32 in Fig. 3, but with its impedance control inhibited so as to allow the use of the driver circuit 32 as a stand alone USB1.1 buffer. In the embodiment of Fig. 19, the MOS driver 32 of Fig. 3 is modified so that no amplifiers shown in Fig. 3 (e.g., amplifiers 46, 60) are active (thereby

inhibiting impedance control in the circuit 32 of Fig. 3). As can be seen from Fig. 19, the gates 39, 43 of the pad driver NMOS transistors Ma (38) and Mb (42), respectively, are directly driven to Vdd. In the embodiment of Fig. 19, an external 22 Ohm precision resistor 206 is used (in practice, two such 22Ω external resistors—one for DP and one for DM—may be used). A portion 204 of the internal linearizing resistor Rs 22 is deactivated or shorted out (e.g., using a metal strap). As the circuit 32 in Fig. 3 may function as a USB1.1 buffer within a USB2.0 PHY device (as discussed before), the internal linearizing resistor Rs 22 may be equal to 28 Ohms. Therefore, the portion 204 of the internal resistor Rs shorted out may equal to 20 Ohms, and the other (active) portion 202 may equal 8 Ohms for ESD (Electro Static Discharge) of any sporadic large currents. The other portion 202 of the internal resistor Rs 22 is therefore used in series with the external precision resistor 200 to obtain the desired overall pad impedance (Rpad). For example, the combined resistance of NMOS transistors Ma 38 and Mb 42 may be less than 9 Ohms, whereas the impedance spread of the active internal linearizing resistor 202 may be from 7 Ohms (minimum) to 10 Ohms (maximum). In that event, the overall impedance spread for Rpad (taking into account the external series resistor of 22 Ohms) will be from about 38 to 41 Ohms, which is within the USB1.1 stand alone impedance specification of 28 to 44 Ohms.

Some points to note about the circuit configuration of Fig. 19 are: (1) There is no need for a separate bias generator (as, for example, in the configuration of Fig. 18), thereby saving one pad on the chip design. (2) The control of slew rates may be less precise because no precise current reference is available. (3) Because of the use of external termination resistors 206 for DP and DM, there may be a need for 10 external resistors for 5 USB1.1 buffers in the configuration of Fig. 19. (4) Because of the metal strap shorting part of the internal linearizing resistor Rs 22, the circuit layouts during chip fabrication may be different for the USB1.1 stand alone buffer in Fig. 19 and for a USB1.1 buffer (e.g., the circuit 32 in Fig. 3) inside a USB2.0 PHY.

It is noted here that all the circuit configurations shown and discussed hereinabove are as examples only. Therefore, although all the resistors in various figures in the present disclosure are shown as passive resistors, it is known to one skilled in the art that appropriate resistance may be obtained by fabricating a resistor using one or more active components (e.g., diodes, transistors, etc.). It is also pointed out that various NMOS transistors shown in different figures

in the present disclosure may be replaced with suitably biased PMOS transistors and vice versa, as is known in the art. Further, except for the external components needed to complete an operational circuit (e.g., the external bias pad 186 in the embodiment of Fig. 18, or the external precision resistor 206 in the embodiment of Fig. 19, etc.), all of the circuit configurations shown in various figures (e.g., Fig. 3, Fig. 4, Fig. 9, etc.) in the present disclosure may be fabricated on a single silicon chip as is also known in the art. It is further noted that although the discussion herein of MOS linear region impedance curvature control methods has been with reference to the pad impedance specification under USB2.0, it will be apparent to one skilled in the art to employ the present impedance control methods and various circuit approaches (with suitable modifications known in the art) to obtain MOS driver/buffer circuits complying with any other specific requirements (which may be different from the requirements under USB2.0). It is still further noted that all SPICE simulations discussed throughout the disclosure were performed using a 0.11 μm CMOS fabrication process.

Fig. 20 is a block diagram depicting a system 220 in which a MOS driver circuit constructed according to the teachings of the present disclosure may be used. The system 220 may include a data processing unit or computing unit 222 that includes a processor 224 for performing various computing functions, such as executing specific software to perform specific calculations or data processing tasks. The computing unit 222 also includes a memory controller 226 that is in communication with the processor 224 through a bus 230. The bus 230 may include an address bus (not shown), a data bus (not shown), and a control bus (not shown). The memory controller 226 is also in communication with a set of memory devices 228 through another bus 232. In one embodiment, each memory device 228 is a synchronous dynamic random access memory (SDRAM). Each memory device 228 may include appropriate data storage and retrieval circuitry (not shown) as is known in the art. The processor 224 can perform a plurality of functions based on information and data stored in the SDRAMs 228. The system 220 may include one or more input devices 234 (e.g., a keyboard or a mouse) connected to the computing unit 222 to allow a user to manually input data, instructions, etc., to operate the computing unit 222. One or more output devices 238 connected to the computing unit 222 may also be provided as part of the system 220 to display or otherwise output data generated by the processor 224. Examples of output devices 238 include printers, video terminals or video display

units (VDUs). In one embodiment, the system 220 also includes one or more data storage devices 236 connected to the data processing unit 222 to allow the processor 224 to store data in or retrieve data from internal or external storage media (not shown). Examples of typical data storage devices 236 include drives that accept hard and floppy disks, CD-ROMs (compact disk read-only memories), and tape cassettes. An output buffer or driver circuit in any of the circuit elements in system 220—the processor 224, the memory controller 226, one or more memory devices 228, one or more input devices 234, one or more output devices 238, and one or more storage devices 236—may be configured to include the MOS driver circuit (e.g., the circuit 32 in Fig. 3 or any of its implementations in Figs. 4, 9 or 12) according to the present disclosure. Some examples of the devices that may include the MOS driver circuit (e.g., the driver circuit 32 in Fig. 3) are devices such as printers, computer mouse, webcams, camcorders, etc., which use USB1.1 or USB2.0 IC's.

The foregoing describes a system and method to correct or cancel MOS linear region impedance curvature. An analog solution (given its many advantages in terms of, for example, reduced complexity and conservation of silicon area) is provided to trim out the MOS linear region impedance curvature while accommodating PVT spreads in values of internal or external precision resistors. The linear region curvature correction may be obtained by using two MOS transistors in the pad driver/buffer and operating the transistors so as to proportionately increase output impedance of one of them when the output impedance of the other decreases, and vice versa. A linear pad impedance may be maintained over a range of V_{pad} values, while also maintaining the V_{gs} supplied to pad driver transistors at its maximum possible value to obtain greater linearity. The approach of the present disclosure relaxes the requirements on the voltage/current references used in the MOS pad drivers and makes tight impedance control possible, especially in a situation where the MOS fabrication process (typically all currently used processes) does not have available an internal precision resistor with a reasonably well controlled value.

While the disclosure has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the

embodiments. Thus, it is intended that the present disclosure cover the modifications and variations of this disclosure provided they come within the scope of the appended claims and their equivalents.

CLAIMS

What is claimed is:

1. A method of correcting impedance curvature in a MOS driver circuit, said method comprising:
using a first MOS transistor and second MOS transistor as part of said MOS driver circuit; and
operating said first MOS transistor and said second MOS transistor so as to compensate for changes in output impedance of said first MOS transistor through corresponding changes in output impedance of said second MOS transistor.
2. The method of claim 1, further comprising:
using a signal adder circuit as part of said MOS driver circuit,
wherein said operating comprises:
maintaining a controlled voltage at a first input terminal of said first MOS transistor, and
using said signal adder circuit to provide a differential voltage at a second input terminal of said second MOS transistor.
3. The method of claim 2, wherein said first and said second input terminals are respective gate terminals of said first and said second MOS transistors.
4. The method of claim 2, further comprising using an amplifier to provide an input signal to said signal adder circuit.
5. The method of claim 4, wherein using said amplifier includes using an output of said amplifier to supply said input signal to said signal adder circuit.
6. The method of claim 4, wherein said amplifier is a differential amplifier.
7. A method of correcting impedance curvature in a MOS driver circuit, said method comprising:

- using a first MOS transistor and second MOS transistor as part of said MOS driver circuit; and
- operating said first MOS transistor and said second MOS transistor so as to increase output impedance of said second MOS transistor when output impedance of said first MOS transistor decreases, and vice versa.
8. The method of claim 7, further comprising:
using a signal adder circuit as part of said MOS driver circuit,
wherein said operating comprises:
maintaining a controlled voltage at a first input terminal of said first MOS transistor, and
using said signal adder circuit to provide a differential voltage at a second input terminal of said second MOS transistor.
9. The method of claim 8, further comprising using a replica of said MOS driver circuit to supply an input signal to said signal adder circuit.
10. The method of claim 9, wherein said replica is a scaled replica of said MOS driver circuit.
11. The method of claim 9, wherein said operating further comprises:
using an amplifier to supply said controlled voltage to said first MOS transistor and also to a third input terminal of said replica of said MOS driver circuit.
12. The method of claim 11, wherein said amplifier includes a differential amplifier in an inverting configuration.
13. The method of claim 11, wherein using said amplifier further comprises using an output of said amplifier to supply said controlled voltage.
14. The method of claim 11, further comprising:

using said amplifier with at least two inputs; and
providing a reference voltage to at least one of said inputs of said amplifier.

15. The method of claim 9, wherein said signal adder circuit includes a differential amplifier.
16. The method of claim 15, wherein said input signal is supplied to an inverting input of said differential amplifier.
17. The method of claim 9, wherein using said replica includes using an output of said replica to supply said input signal to said signal adder circuit.
18. The method of claim 17, wherein using said replica further includes:
using a third MOS transistor as part of said replica; and
obtaining said output of said replica from a drain terminal of said third MOS transistor.
19. The method of claim 9, further comprising using a current reference to supply a current of predetermined value to said replica of said MOS driver circuit.
20. A method of correcting impedance curvature in a MOS driver circuit, said method comprising:
using a first MOS transistor and second MOS transistor as part of said MOS driver circuit;
using a signal adder circuit as part of said MOS driver circuit;
maintaining a controlled voltage at a first input terminal of said first MOS transistor;
using said signal adder circuit to provide a differential voltage at a second input terminal of said second MOS transistor; and
operating said first MOS transistor and said second MOS transistor so as to compensate for changes in output impedance of said first MOS transistor through corresponding changes in output impedance of said second MOS transistor.
21. The method of claim 20, wherein said operating further comprises:

using a first output terminal of said first MOS transistor to supply an input signal to said signal adder circuit, and
wherein using said signal adder circuit includes using an output of said signal adder circuit to provide said differential voltage to said second MOS transistor.

22. The method of claim 21, wherein said signal adder circuit is a differential amplifier, and wherein said input signal is supplied to a non-inverting input of said differential amplifier.
23. The method of claim 21, wherein said operating further comprises using said first output terminal along with a second output terminal of said second MOS transistor in series with a linearizing resistor.
24. The method of claim 23, wherein said linearizing resistor is integrally fabricated with said MOS driver circuit.
25. The method of claim 23, wherein nominal resistance of said linearizing resistor is in the range of 22 Ohms to 28 Ohms.
26. A method of correcting impedance curvature in a MOS driver circuit, said method comprising:
using a first MOS transistor and second MOS transistor as part of said MOS driver circuit;
using a signal adder circuit as part of said MOS driver circuit;
maintaining a controlled voltage at a first input terminal of said first MOS transistor;
using said signal adder circuit to provide a differential voltage at a second input terminal of said second MOS transistor; and
operating said first MOS transistor and said second MOS transistor so as to increase output impedance of said second MOS transistor when output impedance of said first MOS transistor decreases, and vice versa.

27. The method of claim 26, further comprising:
using a first amplifier to supply a first input signal to said signal adder circuit;
using a scaled replica of said MOS driver circuit to supply a second input signal to said first amplifier; and
using a second amplifier to supply said controlled voltage to a third input terminal of said scaled replica.
28. The method of claim 27, wherein said operating further comprises using said second amplifier to supply said controlled voltage to said first MOS transistor.
29. The method of claim 27, wherein said operating further comprises using said first amplifier to supply said controlled voltage to said first MOS transistor.
30. The method of claim 27, further comprising using a current reference to supply a current of predetermined value to said scaled replica of said MOS driver circuit.
31. The method of claim 30, wherein said predetermined value of said current from said current reference ranges from 0.68mA to 1mA.
32. A MOS driver circuit comprising:
a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; and
a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof,
wherein said second MOS transistor is configured to have an increased output impedance when output impedance of said first MOS transistor decreases, and vice versa.
33. The MOS driver circuit of claim 32, wherein said first and said second input terminals are respective gate terminals of said first and said second MOS transistors.
34. The MOS driver circuit of claim 32, further comprising:

- a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor.
35. The MOS driver circuit of claim 34, wherein said signal adder circuit includes a differential amplifier.
36. The MOS driver circuit of claim 34, further comprising:
an amplifier having a second output coupled to said first input terminal to provide said controlled voltage to said first MOS transistor, wherein said amplifier further having a third output coupled to an input of said signal adder circuit to provide a bias voltage thereto.
37. A MOS driver circuit comprising:
a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; and
a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof,
wherein said second MOS transistor is configured to compensate for changes in output impedance of said first MOS transistor through corresponding changes in output impedance of said second MOS transistor.
38. The MOS driver circuit of claim 37, further comprising:
a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor.
39. The MOS driver circuit of claim 38, further comprising:
a scaled replica of said MOS driver circuit having a second output coupled to a first input of said signal adder circuit to provide a first input voltage thereto.

40. The MOS driver circuit of claim 39, wherein said first input is an inverting input of said signal adder circuit.
41. The MOS driver circuit of claim 39, wherein a first output terminal of said first MOS transistor is coupled to a second input of said signal adder circuit to provide a second input voltage thereto.
42. The MOS driver circuit of claim 41, wherein said second input is a non-inverting input of said signal adder circuit.
43. The MOS driver circuit of claim 41, wherein said first output terminal of said first MOS transistor and a second output terminal of said second MOS transistor are coupled in series with a linearizing resistor.
44. The MOS driver circuit of claim 43, wherein said first and said second output terminals are respective drain terminals of said first and said second MOS transistors.
45. The MOS driver circuit of claim 43, wherein said linearizing resistor is integrally fabricated with said first and said second MOS transistors, and wherein nominal resistance of said linearizing resistor is in the range of 22 Ohms to 28 Ohms.
46. A MOS driver circuit comprising:
a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; and
a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein said second MOS transistor is configured to have an increased output impedance when output impedance of said first MOS transistor decreases, and vice versa;
a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor, and wherein a

first output terminal of said first MOS transistor is coupled to a first input of said signal adder circuit to provide a first input voltage thereto;
a scaled replica of said MOS driver circuit having a second output coupled to a second input of said signal adder circuit to provide a second input voltage thereto; and
a linearizing resistor coupled in series with said first output terminal of said first MOS transistor and a second output terminal of said second MOS transistor.

47. The MOS driver circuit of claim 46, wherein said scaled replica includes a third MOS transistor, wherein a third output terminal of said third MOS transistor is configured to function as said second output.
48. The MOS driver circuit of claim 47, wherein said first, said second, and said third MOS transistors are CMOS transistors.
49. The MOS driver circuit of claim 47, wherein said third output terminal is a drain terminal of said third MOS transistor.
50. The MOS driver circuit of claim 47, wherein source terminals of said first, said second, and said third MOS transistors are held at a common reference potential.
51. The MOS driver circuit of claim 47, further comprising a current reference coupled to said third output terminal of said third MOS transistor.
52. The MOS driver circuit of claim 47, further comprising:
a first amplifier having a third output coupled to a third input terminal of said third MOS transistor to supply said controlled voltage to said third input terminal; and
a second amplifier coupled to said third MOS transistor and said first MOS transistor, wherein said second amplifier is configured to provide said controlled voltage to said first input terminal of said first MOS transistor.
53. A MOS driver circuit comprising:

a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof;

a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein said second MOS transistor is configured to compensate for changes in output impedance of said first MOS transistor through corresponding changes in output impedance of said second MOS transistor;

a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor, and wherein a first output terminal of said first MOS transistor is coupled to a first input of said signal adder circuit to provide a first input voltage thereto;

a scaled replica of said MOS driver circuit having a second output coupled to a second input of said signal adder circuit to provide a second input voltage thereto; and

a linearizing resistor coupled in series with said first output terminal of said first MOS transistor and a second output terminal of said second MOS transistor.

54. The MOS driver circuit of claim 53, wherein said scaled replica includes a third MOS transistor, wherein a third output terminal of said third MOS transistor is configured to function as said second output.
55. The MOS driver circuit of claim 54, further comprising:
a first amplifier having a third output coupled to a third input terminal of said third MOS transistor and said first input terminal of said first MOS transistor to supply said controlled voltage to said first and said third input terminals.
56. The MOS driver circuit of claim 55, wherein said first amplifier is an inverting differential amplifier.
57. The MOS driver circuit of claim 55, wherein said first amplifier has at least two inputs, and wherein at least one of said at least two inputs is held at a reference potential.

58. The MOS driver circuit of claim 55, wherein an input of said first amplifier and said third output terminal of said third MOS transistor are coupled to a DC supply voltage.
59. The MOS driver circuit of claim 55, further comprising:
a second amplifier connected between said second output of said scaled replica and said second input of said signal adder circuit, wherein said second amplifier is configured to provide said second input voltage to said signal adder circuit.
60. A method of operating a MOS driver circuit, said method comprising:
using a first MOS transistor with a first terminal, a second terminal, and a third terminal;
using a second MOS transistor with a fourth terminal, a fifth terminal, and a sixth terminal;
providing a DC supply voltage to said first and said fourth terminals;
further providing a reference potential to said second and said fifth terminals; and
further using an internal linearizing resistor and an external precision resistor in series with said third and said sixth terminals.
61. The method of claim 60, wherein said further using includes:
deactivating a portion of said internal linearizing resistor during operation of said MOS driver circuit.
62. The method of claim 60, wherein said further using includes using only a portion of said internal linearizing resistor in series with said third and said sixth terminals.
63. The method of claim 62, wherein said portion of said internal linearizing resistor has a nominal value of 8 Ohms, and wherein said external precision resistor has a nominal value of 22 Ohms.
64. A system comprising:
a processor;

a memory controller;
a memory device;
a first bus interconnecting the processor and the memory controller; and
a second bus interconnecting the memory controller and the memory device,
wherein at least one of said processor, said memory controller, and said memory device
includes a MOS driver circuit having:
a first MOS transistor configured to receive a controlled voltage at a first input
terminal thereof, and
a second MOS transistor coupled to said first MOS transistor and configured to
receive a differential voltage at a second input terminal thereof, wherein
said second MOS transistor is configured to compensate for changes in
output impedance of said first MOS transistor through corresponding
changes in output impedance of said second MOS transistor.

65. A system comprising:

a data processing unit including:

a processor,
a memory controller,
a memory device,
a first bus interconnecting the processor and the memory controller, and
a second bus interconnecting the memory controller and the memory device;

an input device connected to said data processing unit;

an output device connected to said data processing unit; and

a data storage device connected to said data processing unit,

wherein at least one of said processor, said memory controller, said memory device, said
input device, said output device, and said data storage device includes a MOS
driver circuit having:


a first MOS transistor configured to receive a controlled voltage at a first input
terminal thereof, and

a second MOS transistor coupled to said first MOS transistor and configured to
receive a differential voltage at a second input terminal thereof, wherein

said second MOS transistor is configured to have an increased output impedance when output impedance of said first MOS transistor decreases, and vice versa.

ABSTRACT

A system and method to correct or cancel MOS linear region impedance curvature employing an analog solution to trim out the MOS linear region impedance curvature while accommodating PVT spreads in values of internal or external precision resistors. The linear region curvature correction may be obtained by using two MOS transistors in the pad driver/buffer and operating the transistors so as to proportionately increase output impedance of one of them when the output impedance of the other decreases, and vice versa. A linear pad impedance may be maintained over a range of V_{pad} values, while also maintaining the V_{gs} supplied to pad driver transistors at its maximum possible value to obtain greater linearity. The approach of the present disclosure relaxes the requirements on the voltage/current references used in the MOS pad drivers and makes tight impedance control possible, especially in a situation where the MOS fabrication process (typically all currently used processes) does not have available an internal precision resistor with a reasonably well controlled value.






FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)

THIS PAGE BLANK (USPTO)




FIG. 3

THIS PAGE BLANK (USPTO)




Fig.4

THIS PAGE BLANK (USPTO)




Fig. 5A




Fig. 5B

THIS PAGE BLANK (USPTO)




Fig. 6A




Fig. 6B

THIS PAGE BLANK (USP10)




Fig. 7A




Fig. 7B

THIS PAGE BLANK (USPTO)




Fig. 8A




Fig. 8B

THIS PAGE BLANK (USPTO)




Fig.9

THIS PAGE BLANK (USPTO)




Fig. 10A




Fig. 10B

THIS PAGE BLANK (USPTO)




Fig. 11A




Fig. 11B

THIS PAGE BLANK (USPTO)




Fig.12

THIS PAGE BLANK (USPTO)




Fig. 13A




Fig. 13B




Fig. 13C

THIS PAGE BLANK (USPTO)




Fig. 14A




Fig. 14B






Fig. 14C

THIS PAGE BLANK (USPTO)



THIS PAGE BLANK (USPTO)




Fig. 16A




Fig. 16B

THIS PAGE BLANK (USPTO)





FIG. 17

THIS PAGE BLANK (USPTO)



THIS PAGE BLANK (USPTO)




FIG. 19

THIS PAGE BLANK (USPTO)




FIG. 20

THIS PAGE BLANK (USPTO)